CMR TECHNICAL CAMPUS

SET-II

UGC AUTONOMOUS

B. Tech. III Sem Regular End Examinations, February-2024

Computer Organization & Architecture

Common to CSE, IT, CSC, CSM, CSD& AIML

Time: 3 Hours

Max. Marks: 60

Note

- i. This Question paper contains Part- A and Part- B.
- ii. All the Questions in Part A are to be answered compulsorily.
- iii. All Questions from Part B are to be answered with internal choice among them.

PART-A

10 X 01 = 10 Marks

			Marks	СО
1.	a	What is the Boolean expression for an AND gate?	1M	CO1
••	b	Define the terms "unsigned" and "signed" in the context of data representation	1M	CO1
	С	Differentiate between assembly language and machine language.	1 M	CO2
	d	List the advantages of the microprogramming.	1M	CO2
	е	Explain Addressing modes in CPU.	1M	CO3
	f	Define Floating-point Arithmetic operations.	1M	CO3
	g	Define direct memory access (DMA).	1M	CO4
	h	What is the main memory of a computer system?	1M	CO4
	i	Define parallel processing.	1M	CO5
	j	What is an array processor?	1M	CO5

PART-B

5 X 10 = 50 Marks

			Marks	CO
2	а	Convert decimal numbers to their binary equivalents using	5M	CO1
4.	а	fixed-point representation techniques.		COI
	b	Explain the concept of micro-operations and their significance in register transfer.	5M	CO1
		OR		
3	a	Design a simple block diagram for a digital computer system tailored to specific requirements.	5M	CO1

ject Co	de: 2	22CS/IT/CY/AM/DS 304PC	SET-II H	TT NO: 7 F	2	
	b		register transfer and its rela n a computer system. and p tem.		COÎ	L
4	a	Explain the importance of addressing modes in des	of various types of instructi	ons and 5M	CO2	L
	b	Define microprogramme and limitations compared	lvantages 5M	CO2	L	
5	a	Describe the purpose and digital computer system.	gisters in a 5M	CO2	L	
	b		of address sequencing in th	e context 5M	CO2	L
6	a	arithmetic operations and	of rounding modes in float d explain how do rounding	modes	CO3	L
	b				CO3	L
7	a	Explain the role of gener	OR al-purpose registers in a Cl	PU. 5M	CO3	L
	b,	Describe the process of o	division in computer arithm e restoring division and nor	netic, 5M	CO3	L
8	a	Define cache memory ar system performance.	nd explain its role in improv	ving 5M	CO4	L
	b		nchronous and asynchrono	us data 5M	CO4	L
9	2	Discuss the importance	OR of associativity in cache me	emory and 5M	CO4	I
,	a	how it affects cache perf		anory and SWI	CO4	L
	b		and its significance in I/O	5M	CO4	Ι
10	a		nitectures achieve efficiency nts compared to CISC arch	the state of the s	CO5	I
	b		and its advantages in hands.		CO5	Ι
11	a	List the key characteristi	OR cs of RISC architectures.	5M	CO5	Ι
••	b		instruction pipelining and i		CO5	Ī
со	: (Course Outcomes				
BL	: 1	Bloom's Taxonomy Levels	L 1 : Remembering	L 2 : Understandin	g	
			L 3 : Applying	L 4 : Analysing		

L 6: Creating

L 5: Evaluating